

1 Circuit Description

The block diagram for the **n3p1** architecture is presented in Figure 1. Separate VHDL processes have been used to describe combinational and sequential logic. To avoid overflow during the computations of the sequence the maths operation resolution is set to $2 \cdot \text{in_data_len} + 4$ where in_data_len is the input data resolution¹. This design choice is justified from the graph of Figure 2.




Figure 1: Block diagram for the **n3p1** architecture




Figure 2: Required bits to represent entries of Collatz sequence for starting value of n bits.

According to the specifications, however the output resolution is set to 8 bits. This means that the content of **num** register is truncated when presented as **out_data**. For example, if the input data is 255_{10} the first element of the Collatz sequence cannot be represented with 8 bits.

A finite state machine (F.s.M.) is designed to control the operations of the **n3p1** architecture. In particular the F.s.M, controls:

- the input of the **num** register and checks whenever the next iteration value is equal to unity;
- output signals **req** and **ready**, whose behaviour is defined in the specifications.

If a zero is given as input an infinite loop is avoided by asking for a new data. It was decided that during this iteration still the **ready** signal would have been raised high and the **out_data** is set to 0_{10} . The user will thus have the possibility to detect that a wrong input data was provided by reading 0_{10} as output.


2 File List

The following VHDL files are attached to this design:


- **siso8_ent.vhd** The entity declaration of the siso8 circuit.
- **siso8_n3p1_arch.vhd** The description of the n3p1 architecture
- **tvc_siso8.vhd** The test vector controller for siso8.
- **tb_siso8.vhd** The entities and architectures of the testbench for the siso8 circuit.
- **conf_tb_siso8_n3p1.vhd** Configuration file.

¹According to the specifications the input and output resolution is set to 8 bits. However, in **vhd1** files this information is set as a *generic* parameter such that it can be easily modified.

Example 1



Example 2



```
1 -----
2 -- File Description: Configuration file.
3 -- Author: Pietro Pennestri
4 -- Student No: s2382660
5 -- mail: pietro.pennestri@gmail.com
6 -----
7
8 configuration conf_tb_siso8_n3p1 of tb_siso8 is
9     for structure
10         for dut: siso8 use entity work.siso8(n3p1);
11         end for;
12         for tv: tvc_siso8 use entity work.tvc_siso8(behavior);
13         end for;
14     end for;
15 end conf_tb_siso8_n3p1;
```

```
1 -----
2 -- File Description: The entity declaration of the siso8 circuit.
3 -- Author: Pietro Pennestri
4 -- Student No: s2382660
5 -- mail: pietro.pennestri@gmail.com
6 -----
7
8
9 library ieee;
10 use ieee.std_logic_1164.all;
11 use ieee.numeric_std.all;
12
13 entity siso8 is
14     generic(
15         data_in_len : integer;
16         data_out_len : integer
17     );
18     port (
19         data_in: in std_logic_vector(data_in_len-1 downto 0);
20         clk: in std_logic;
21         reset: in std_logic;
22         req: out std_logic;
23         data_out: out std_logic_vector(data_out_len-1 downto 0);
24         ready: out std_logic
25     );
26 end siso8;
```

```

1 -----
2 -- File Description: The description of the n3p1 architecture
3 -- Author: Pietro Pennestri
4 -- Student No: s2382660
5 -- mail: pietro.pennestri@gmail.com
6 -----
7
8 library ieee;
9 use ieee.std_logic_1164.all;
10 use ieee.numeric_std.all;
11
12
13 architecture n3p1 of siso8 is
14
15     constant math_resolution : integer := 2*data_in'length + 4;
16     signal num : std_logic_vector(math_resolution-1 downto 0);
17     signal next_num : std_logic_vector(math_resolution-1 downto 0);
18
19 begin
20     seq : process( clk, reset ) -- this is a sequential process (The F.s.M.)
21         type state_type is (at_rst, waiting_for_input, accepting_input ,processing,
22 data_ready);
23         constant unity : std_logic_vector(num'length-1 downto 0) :=
24 std_logic_vector(to_unsigned(1, num'length));
25         variable state : state_type := waiting_for_input;
26         variable next_state : state_type := waiting_for_input;
27     begin
28         if (reset='1') then
29             -- reset actions
30             ready <= '0';
31             req <= '0';
32             state := at_rst;
33             next_state := waiting_for_input;
34             num <= (others=>'0');
35         elsif (rising_edge(clk)) then
36             state := next_state;
37             case(state) is
38                 when waiting_for_input =>
39                     -- in this state the fsm waits for an
40                     -- input from the user 'req' raised HIGH
41                     ready <= '0';
42                     req <= '1';
43                     next_state := accepting_input;
44
45                 when accepting_input =>
46                     -- The input from the user is assigned to
47                     -- num and the 'ready' signal is raised HIGH.
48                     num(data_in'length-1 downto 0) <= data_in ;
49                     num(num'length-1 downto data_in'length ) <= (others=>'0');
50                     ready <= '1';
51                     req <= '0';
52                     if( data_in(data_in'length-1 downto 1)=unity(data_in'length-1
53 downto 1) ) then
54                         -- check if input data (in decimal) is 0 or 1. In this case
55                         asks for new input.
56                         next_state := waiting_for_input;
57                     else
58                         next_state := processing;
59                     end if;
60                 when processing =>

```

```

57         num <= next_num;
58         if (next_num = unity) then
59             next_state := waiting_for_input;
60         end if ;
61
62         when others =>
63             ready <= '0';
64             req <= '0';
65             next_state := waiting_for_input;
66         end case ;
67
68     end if ;
69 end process ; -- seq process
70
71 next_val : process(num) -- combinational process
72 begin
73
74     -- num is adapted to be assigned to data_out. Note that according to the size
of data_out, num can be
75     -- either truncated or zero-padded. To avoid truncation the recommended size
for data_out is
76     -- 2*data_in'length + 4. However if know that len_data_out < len_num then an
easier definition of
77     -- data_out is data_out <= num(data_out'length-1 downto 0);
78     data_out <= std_logic_vector(to_unsigned( to_integer(unsigned(num)) ,
data_out'length)) ;
79
80     if (num(0)= '1') then
81         -- action to perform when number is odd
82         -- multiply by three + 1
83         next_num <= std_logic_vector( unsigned(num) + unsigned((num(num'length-2
downto 0) & "1")) ) ;
84     else
85         -- action to perform when number is even
86         -- divide by two
87         next_num <= "0" & num(num'length-1 downto 1);
88     end if ;
89 end process ; -- next_val process
90
91 end n3p1 ; -- arch

```

```
1 -----
2 -- File Description: The entities and architectures of the testbench for the 8iso8
3 -- circuit.
4 -- Author: Pietro Pennestri
5 -- Student No: s2382660
6 -- mail: pietro.pennestri@gmail.com
7 -----
8 library ieee;
9 use ieee.std_logic_1164.all;
10 use ieee.numeric_std.all;
11
12
13 entity tb_8iso8 is
14     generic(
15         data_in_len : integer := 8;
16         data_out_len : integer := 8
17     );
18 end tb_8iso8;
19
20 architecture structure of tb_8iso8 is
21
22     component 8iso8
23         generic(
24             data_in_len : integer;
25             data_out_len : integer
26         );
27     port (data_in  : in std_logic_vector (data_in_len-1 downto 0);
28           clk      : in std_logic;
29           reset    : in std_logic;
30           req      : out std_logic;
31           data_out : out std_logic_vector (data_out_len-1 downto 0);
32           ready    : out std_logic);
33 end component;
34
35     component tvc_8iso8 is
36         generic(
37             data_in_len : integer;
38             data_out_len : integer
39         );
40     port (
41         8iso8_data_in : out std_logic_vector(data_in_len -1 downto 0);
42         8iso8_clk     : out std_logic;
43         8iso8_reset  : out std_logic;
44         8iso8_req    : in std_logic;
45         8iso8_data_out: in std_logic_vector(data_out_len -1 downto 0);
46         8iso8_ready  : in std_logic
47     );
48 end component;
49
50     signal data_in  : std_logic_vector (data_in_len-1 downto 0);
51     signal clk      : std_logic;
52     signal reset    : std_logic;
53     signal req      : std_logic;
54     signal data_out : std_logic_vector (data_out_len-1 downto 0);
55     signal ready    : std_logic;
56
57
58
59 begin
```

```
60
61 dut : siso8
62 generic map (data_in_len => data_in_len,
63             data_out_len => data_out_len
64             )
65 port map ( data_in  => data_in,
66           clk      => clk,
67           reset    => reset,
68           req       => req,
69           data_out => data_out,
70           ready    => ready);
71
72 tvc : tvc_siso8
73 generic map (data_in_len => data_in_len,
74             data_out_len => data_out_len
75             )
76 port map ( siso8_data_in  => data_in,
77           siso8_clk       => clk,
78           siso8_reset     => reset,
79           siso8_req       => req,
80           siso8_data_out  => data_out,
81           siso8_ready    => ready);
82
83 end structure;
```

```

1 -----
2 -- File Description: The test vector controller for siso8.
3 -- Author: Pietro Pennestri
4 -- Student No: s2382660
5 -- mail: pietro.pennestri@gmail.com
6 -----
7
8 library ieee;
9 use ieee.std_logic_1164.all;
10 use ieee.numeric_std.all;
11 use STD.textio.all;
12 use ieee.std_logic_textio.all;
13
14 entity tvc_asiso8 is
15     generic(
16         data_in_len : integer;
17         data_out_len : integer
18     );
19     port (
20         siso8_data_in : out std_logic_vector(data_in_len -1 downto 0);
21         siso8_clk : out std_logic;
22         siso8_reset : out std_logic;
23         siso8_req: in std_logic;
24         siso8_data_out: in std_logic_vector(data_out_len -1 downto 0);
25         siso8_ready: in std_logic
26     );
27 end tvc_asiso8;
28
29 architecture behavior of tvc_asiso8 is
30     -- Signals for clock
31     constant TbPeriod : time := 10 ns;
32     signal TbClock : std_logic := '0';
33     signal TbSimEnded : std_logic := '0';
34
35     -- Signals for files
36     file file_in : text;
37     file file_out : text;
38
39 begin -- begin architecture
40     -- Clock generation
41     TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';
42     siso8_clk <= TbClock;
43     -- The stimuli process sets the inputs for siso8
44     stimuli : process
45         variable iline : line;
46         -- variable input_data : std_logic_vector(siso8_data_in'length-1 downto 0); --
47         use this definition if in the input files data are in binary
48         variable input_data : integer; -- use this definition if in the input files
49         data are in decimal
50     begin -- process stimuli
51         -- the input file should be located in the same directory of
52         -- the modelsim project
53         file_open(file_in,"input.txt",read_mode); -- open input.txt in read mode
54         siso8_reset <= '1'; -- reset before starting to test
55         siso8_data_in <= (others=>'0');
56         wait for TbPeriod;
57         siso8_reset <= '0';
58         -- read input data line by line from the input file
59         while not endfile(file_in) loop
60             readline(file_in, iline);

```

```
59     read(iline, input_data);
60     --siso8_data_in <= input_data; -- use this definition if in the input files
data are in binary
61     siso8_data_in <= std_logic_vector(to_unsigned(input_data,
siso8_data_in'length)); -- use this definition if in the input files data are in
decimal
62     wait until siso8_req = '0';
63     wait until siso8_ready = '0';
64     end loop;
65
66     file_close(file_in); -- close input.txt
67     -- Stop the clock and hence terminate the simulation
68     TbSimEnded <= '1';
69     wait;
70
71     end process ; -- stimuli
72
73     writing : process
74         variable oline : line;
75         variable int_data_out : integer;
76     begin
77         file_open(file_out, "output.txt", write_mode);
78         while not TbSimEnded = '1' loop
79             if(siso8_ready='1') then
80                 int_data_out := to_integer(unsigned(siso8_data_out));
81                 write(oline, integer'image(int_data_out));
82                 --write(oline, siso8_data_out , right, siso8_data_out'length);
83                 writeline(file_out, oline);
84             end if;
85             wait for TbPeriod;
86         end loop ;
87         file_close(file_out);
88         wait;
89     end process ; -- writing
90
91     end behavior ; -- behavior
```