

Contents

1	Circuit Description	1
2	Simulations	2
3	Pareto optimal points	3

Uploaded Files

The following files are attached to the report:

- `siso_gen_gcdOneComp_arch.pdf` The pdf print of the proposed architecture.
- `gcd19.xlsx` : time-area trade-off graph.

1 Circuit Description




Figure 1: a

The following modifications have been made to improve the gcd architecture of Assignment 1:

- One of the two comparators was removed to reduce the area of the architecture.
- The logic for `num2_next` was designed in such a way that always $\text{num2} \leq \text{num2_next}$ (if `reset` signal is not raised high). In particular during the the input loading phase we will have the following behaviour:
 - `req_i = 1` and `odd = 0` : then `num1 = data_in` and `num2_next = num1`
 - `req_i = 0` and `odd = 1` : then `num1 = data_in` and `num2 = num2_next`

The presence of two subtractors has a negative effect on the area specifications, but the slack time of the architecture is increased.

The proposed architecture, as well as the original one, works for input pairs (a,b) such that $a \neq 0$ and $b \neq 0$. If this condition is violated an infinite loop occurs.

2 Simulations

The simulation waveform for the pre-synthesis simulation is depicted in Figure 2.




Figure 2: @clock=5ns Pre-synthesis simulation

The simulation waveform for the post-synthesis simulation is depicted in Figure 3.




Figure 3: @clock=5ns Post-synthesis simulation

3 Pareto optimal points

The modified excel file is depicted in Figure 4




Figure 4: Solutions Comparison

Regarding area, in the worst case my solution is 5.88 % larger then the *clever solution*.

Since it was decided to maintain two subtractors, this downgrading, was expected from the beginning of the design because. However, regarding slack time, significant increases are observed in the proposed solution. The observed improvement, is due to the removal of one multiplexer in the combinational path of `next_num2`. The following changes can be implemented in future architectures:

- Remove one of the two subtractors, without affecting too much on the slack specifications;
- Remove the infinite loop caused by inputs of the form $(0, a)$, $(a, 0)$ and $(0, 0)$
- Add to the current architecture the following rules to compute the gcd:

$$\begin{aligned} \gcd(2a, 2b + 1) &= \gcd(a, 2b + 1) \\ \gcd(2a, 2b) &= 2\gcd(a, b) \\ \gcd(a, 0) &= a \end{aligned}$$

Of course all these additional rules decrease area performance index, but decrease the clock cycles number to obtain the result.

```
1  -- this architecture needs arithmetic functions
2  library ieee;
3  use ieee.numeric_std.all;
4
5  architecture gcdOneComp of siso_gen is
6      -- registers
7      signal num1, num2: unsigned(word_length-1 downto 0);
8      signal odd, req_i: std_logic;
9      -- wires
10     signal num1_next, num2_next: unsigned(word_length-1 downto 0);
11     signal req_i_next, ready_next: std_logic;
12
13 begin
14     -- the next process is sequential and only sensitive to clk and reset
15     seq: process(clk, reset)
16     begin
17         if (reset = '1')
18         then
19             num1 <= (others => '0');
20             num2 <= (others => '0');
21             odd <= '0';
22             req_i <= '1'; -- the system is ready to receive data after reset
23             ready <= '0';
24         elsif rising_edge(clk)
25         then
26
27             if ((req_i = '1') or (odd = '1') ) then
28                 num1 <= unsigned(data_in);
29             else
30                 num1 <= num1_next;
31             end if;
32
33             num2 <= num2_next;
34
35             if ((req_i = '1') and (odd = '0'))
36             then
37                 req_i <= '1';
38             else
39                 req_i <= req_i_next;
40             end if;
41
42
43             if ((req_i = '1') and (odd = '0'))
44             then
45                 odd <= '1';
46             else
47                 odd <= '0';
48             end if;
49
50             if ((req_i = '1') ) then
51                 ready <= '0';
52             else
53                 ready <= ready_next;
54             end if;
55
56
57         end if; -- (reset = '1')
58     end process seq;
59
60     -- combinational process
```

```
61 next_val: process(num1, num2)
62 begin
63     if (num1 > num2 and req_i = '0')
64     then
65         num1_next <= num1 - num2;
66         num2_next <= num2 ;
67     else
68         num1_next <= num2 - num1 ;
69         num2_next <= num1 ;
70     end if;
71
72
73
74     if (num1 = num2)
75     then
76         ready_next <= '1';
77         req_i_next <= '1';
78     else
79         ready_next <= '0';
80         req_i_next <= '0';
81     end if;
82
83
84 end process next_val;
85
86 -- output register read only from num2 !
87 data_out <= std_logic_vector(num2);
88
89 -- req wires to req_i
90 req <= req_i;
91 end gcdOneComp;
92
```