


The architecture `file_io3` is an upgraded architecture for the `tvc_asiso_gen` entity. It is possible to recognize the following new features:

- 1 The architecture can handle input files with a more complex structure. In particular, expected results are part of the input file. The architecture can handle a varying number of inputs and expected results. An example of an input line is given in the following:



- 2 `file_io3` compares the expected result with data read from `data_out` ports. If these values do not match, the simulation is stopped with failure, and a warning message is given in the shell of ModelSim. Stopping the simulation when an error occurs will give the designer the possibility to debug the case where the bug was found.
- 3 `file_io` architecture stops the simulation before displaying results from the last input data. This bug was fixed in `file_io3` architecture.

To speed up the debug process, two python scripts were developed:

-) `genRandInFile`: generates random input with expected results. The script outputs an input file compatible with the `file_io3` architecture.
-) `genInFile`: given a file with english keywords, it generates an input file for the `file_io3` architecture.

```
add max max ; check addition for max input
mul max max ; check multiplication for max input
add min min ; check addition for min input
mul min min ; check multiplication for min input
add max min ; check commutative property for addition
add min max ; check commutative property for addition
mul max min ; check commutative property for multiplication
mul min max ; check commutative property for multiplication
add rand 0 ; check neutral element of addition
mul rand 1 ; check neutral element of multiplication
mul -1 rand ; check if multiplication with -1 inverts sign of the random input
mul 0 rand ; check multiplication with 0 and random number
mul 0 0 ; check multiplication if both input are 0s
add 0 0 ; check addition if both input are 0s
mul rand_pos rand_pos ; check multiplication for two random positive int.
mul rand_neg rand_neg ; check multiplication for two random negative int.
add rand_pos rand_pos ; check addition for two random positive int.
add rand_neg rand_neg ; check addition for two random negative int.
null rand rand ; check null opcode for random inputs
null max max ; check null for max input
```

```
add : addition opcode
mul: multiplication opcode
nul: null opcode
max: maximum input
min: minimum input
rand: random number between
      min and max value
rand_pos: random number
          between 1 and max
rand_neg: random number
          between min and -1
```

generated with the `genInFile` Script

```
1 127 127 # -2 ; check addition for max input
2 127 127 # 63 1 ; check multiplication for max input
1 -128 -128 # 0 ; check addition for min input
2 -128 -128 # 64 0 ; check multiplication for min input
1 127 -128 # -1 ; check commutative property for addition
1 -128 127 # -1 ; check commutative property for addition
2 127 -128 # -64 -128 ; check commutative property for multiplication
2 -128 127 # -64 -128 ; check commutative property for multiplication
1 -105 0 # -105 ; check neutral element of addition
2 -62 1 # -1 -62 ; check neutral element of multiplication
2 -1 -41 # 0 41 ; check if multiplication with -1 inverts sign of the random input
2 0 26 # 0 0 ; check multiplication with 0 and random number
2 0 0 # 0 0 ; check multiplication if both input are 0s
1 0 0 # 0 ; check addition if both input are 0s
2 17 -110 # -8 -78 ; check multiplication for two random positive int.
2 49 -58 # -12 -26 ; check multiplication for two random negative int.
1 -104 -34 # 118 ; check addition for two random positive int.
1 -58 15 # -43 ; check addition for two random negative int.
0 -21 63 # 0 ; check null opcode for random inputs
0 127 127 # 0 ; check null for max input
```

Simulation Results




Figure 1: Simulation result for the calc architecture.

```


: ** Note: Result is as expected
: Time: 9600 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Note: Result is as expected
: Time: 9800 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Note: Result is as expected
: Time: 10200 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Note: Result is as expected
: Time: 10400 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Note: Result is as expected
: Time: 10800 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Note: Result is as expected
: Time: 11400 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Note: Result is as expected
: Time: 12 us Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Note: Result is as expected
: Time: 12600 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
: ** Failure: Simulation completed successfully!
: Time: 12700 ns Iteration: 1 Process: /tb_siso_gen_top/tg/tvc/ProcesswatchdogTime File: C:/Users/pietr/Documents/twente/courses/soc/assignments/h6/modelsim2/tvc_siso_gen_file_io3_arch.vhd
: Break in Process: ProcesswatchdogTime at C:/Users/pietr/Documents/twente/courses/soc/assignments/h6/modelsim2/tvc_siso_gen_file_io3_arch.vhd line 263
  
```

If simulation end successfully a positive feedback is returned in the Modelsim log.

Figure 2: Modelsim log.

Figures 1 and 2 depict the simulation results for the **calc** architecture with the input file reported at page 1. No errors are found during the simulation. The simulation is successfully terminated at the end of the input file.

The capability of error detection of **file_io3**, is tested by creating a new architecture **calc_bug**. This architecture behaves almost the same as **calc**, except that the result of the multiplication is displayed in reverse order. Simulations results of **calc_bug** are depicted in Figure 3 and Figure 4.



The simulation is interrupted when the error is found

Figure 3: Simulation result for the **calc_bug** architecture.

An error message warns the user that the architecture is not behaving as expected.

```

VSIM 27> run -all
# ** Note: Result is as expected
#   Time: 1200 ns Iteration: 1 Instance: /tb_siso_gen_top/tg/tvc
# ** Failure: Error data_out. Expected:63 got 1
#   Time: 1800 ns Iteration: 1 Process: /tb_siso_gen_top/tg/tvc/readfile File: C:/Users/pietr/Documents/twente/courses/soc/assignments/h6/modelsim2/tvc_siso_gen_file_io3_arch.vhd
# Break in Process readfile at C:/Users/pietr/Documents/twente/courses/soc/assignments/h6/modelsim2/tvc_siso_gen_file_io3_arch.vhd line 231
  
```

Figure 4: Modelsim log.

Submitted Files

- conf_tb3_siso_gen_calc_8: configuration file to test the **file_io3** architecture
- conf_tb3_siso_gen_calc_8_bug: configuration file to test the **file_io3** architecture with the bugged **cal_bug** architecture.
- genInFile: python script to generate random inputs.
- genRandInFile: given a file with english keywords, it generates an input file for the **file_io3** architecture.
- siso_gen_calc_bug_arch: bugged version **calc** architecture.
- tvc_siso_gen_file_io3_arch: the new version of **file_io** architecture.

```
1
2 configuration conf_tb3_siso_gen_calc_bug_8_mix of tb_siso_gen_top is
3   for top
4     for tg: tb_siso_gen use entity work.tb_siso_gen(structure)
5       generic map (word_length => 8);
6     for structure
7       for duv: siso_gen use entity work.siso_gen(calc_bug);
8     end for;
9     for tv: tvc_siso_gen use entity work.tvc_siso_gen(file_io3)
10      generic map (word_length => 8, -- code does not compile w/o this
11                  in_file_name => "mix.in",
12                  out_file_name => "mix.out");
13    end for;
14  end for;
15 end for;
16 end for;
17 end conf_tb3_siso_gen_calc_bug_8_mix;
18
```

```
1 # -*- coding: utf-8 -*-
2 """
3 Created on Sat Sep 26 18:08:32 2020
4
5 @author: pietro pennestri
6 """
7 # This scripts generates given a file (infile) with inputs for siso_gen the
8 # expected output for the cal architecture. The script result is a
9 # text file (inputfileName) which respects the syntax required by the
10 # architecture file_io3 of tvc_siso_gen.
11
12 import random
13
14 word_length = 8
15 opcodes = [0,1,2]
16
17 input2generate = 30
18
19 infile = "pre.in"
20 inputfileName =
21 "C:/Users/pietr/Documents/twente/courses/soc/assignments/h6/modelsim2/mix.in"
22
23 max_input = 2**(word_length -1) -1
24 min_input = -2**(word_length -1);
25
26 def toDecimal(bits):
27     if bits!=None:
28         if(bits[0]=='1'):
29             return -2**(len(bits)-1)+int(bits[1:len(bits)],2)
30         else:
31             return int(bits, 2)
32     else:
33         return None
34
35 def twocomplement(val, bits):
36     max_input = 2**(bits -1) -1
37     min_input = -2**(bits -1);
38     if(val>= min_input and val<= max_input):
39         if val>=0 :
40             return str(format(val, '#0'+str(bits+2)+'b')).replace("#0b", "")
41         else:
42             tempVal = 2**bits + val
43             return str(format(tempVal, '#0'+str(bits+2)+'b')).replace("#0b", "")
44     else:
45         return None
46
47 # this function has the same beahaviour of calc architecture
48 def calc(opcode,input1,input2):
49     if(opcode==0):
50         return 0
51     elif(opcode==1):
52         return input1 + input2
53     elif (opcode==2):
54         return input1*input2
55     else:
56         return None
57
58 f0 = open(infile, "r")
59 content = f0.readlines()
```

```
60 f = open(inputfileName, "w")
61 for line in content:
62     inputList=line.split(' ')
63     inputList=' '.join(inputList).split()
64
65     if("mul" in inputList[0]):
66         opcode =2
67     elif("null" in inputList[0]):
68         opcode = 0
69     elif("add" in inputList[0]):
70         opcode = 1
71     else:
72         opcode =int(inputList[0])
73
74     if("max" in inputList[1]):
75         input1 =max_input
76     elif("min" in inputList[1]):
77         input1 =min_input
78     elif("rand" in inputList[1]):
79         input1=random.randint(min_input, max_input)
80     elif("rand_neg" in inputList[1]):
81         input1=random.randint(min_input, -1)
82     elif("rand_pos" in inputList[2]):
83         input1=random.randint(1, max_input)
84     else:
85         input1 =int(inputList[1])
86
87     if("max" in inputList[2]):
88         input2 =max_input
89     elif("min" in inputList[2]):
90         input2 =min_input
91     elif("rand" in inputList[2]):
92         input2=random.randint(min_input, max_input)
93     elif("rand_neg" in inputList[2]):
94         input2=random.randint(min_input, -1)
95     elif("rand_pos" in inputList[2]):
96         input2=random.randint(1, max_input)
97     else:
98         input2 =int(inputList[2])
99
100     if('; ' in line):
101         comment=line.split(';')[1].replace('\n','')
102     else:
103         comment=""
104
105     str2write=str(opcode)+ " "+ " "+ str(input1)+" "+str(input2)+" # "
106     result = calc(opcode,input1,input2)
107     if(opcode==0):
108         str2write=str2write+str(0)
109     elif(opcode==2):
110         temp= twocomplement(result, 2*word_length)
111         tempRes1 = temp[:word_length]
112         tempRes2 = temp[word_length:]
113         tempRes1= toDecimal(tempRes1)
114         tempRes2= toDecimal(tempRes2)
115         str2write=str2write+str(tempRes1)+" "+str(tempRes2)
116     else:
117         temp= twocomplement(result, word_length+1)
118         temp= toDecimal(temp[1:len(temp)])
119         str2write=str2write+str(temp)
```

```
120
121     f.write(str2write+" ; "+ comment+'\n')
122     print(str2write)
123     #print(opcode," ",input1," ", input2)
124
125 f.close()
126 f0.close()
```

```

1 # -*- coding: utf-8 -*-
2 """
3 Created on Sat Sep 26 18:08:32 2020
4
5 @author: piotr
6 """
7 # This scripts generates random inputs with the respective expected output
8 # for the cal architecture of siso_gen. The input file respects the syntax
9 # required by the architecture file_io3 of tvc_siso_gen.
10
11 import random
12
13 word_length = 8
14 opcodes = [0,1,2]
15
16 input2generate = 30
17 inputfileName = "mix.in"
18
19 max_input = 2**(word_length -1) -1
20 min_input = -2**(word_length -1);
21
22 def toDecimal(bits):
23     if bits!=None:
24         if(bits[0]=='1'):
25             return -2**(len(bits)-1)+int(bits[1:len(bits)],2)
26         else:
27             return int(bits, 2)
28     else:
29         return None
30
31 def twocomplement(val, bits):
32     max_input = 2**(bits -1) -1
33     min_input = -2**(bits -1);
34     if(val>= min_input and val<= max_input):
35         if val>=0 :
36             return str(format(val, '#0'+str(bits+2)+'b')).replace("0b", "")
37         else:
38             tempVal = 2**bits + val
39             return str(format(tempVal, '#0'+str(bits+2)+'b')).replace("0b", "")
40     else:
41         return None
42
43 # this function has the same beahaviour of calc architecture
44 def calc(opcode,input1,input2):
45     if(opcode==0):
46         return 0
47     elif(opcode==1):
48         return input1 + input2
49     elif (opcode==2):
50         return input1*input2
51     else:
52         return None
53
54 f = open(inputfileName, "w")
55 for i in range(input2generate):
56     opcode = opcodes[random.randint(0, len(opcodes)-1)]
57     input1=random.randint(min_input, max_input)
58     input2=random.randint(min_input, max_input)
59     str2write=str(opcode)+ " "+ " "+ str(input1)+" "+str(input2)+" # "
60     result = calc(opcode,input1,input2)

```

```
61     if(opcode==0):
62         str2write=str2write+str(0)+" ;"
63     elif(opcode==2):
64         temp= twocomplement(result, 2*word_length)
65         tempRes1 = temp[:word_length]
66         tempRes2 = temp[word_length:]
67         tempRes1= toDecimal(tempRes1)
68         tempRes2= toDecimal(tempRes2)
69         str2write=str2write+str(tempRes1)+" "+str(tempRes2)+" ;"
70     else:
71         temp= twocomplement(result, word_length+1)
72         temp= toDecimal(temp[1:len(temp)])
73         str2write=str2write+str(temp)+" ;"
74
75     f.write(str2write+'\n')
76     print(str2write)
77     #print(opcode, ", ",input1, ", ", input2)
78
79 f.close()
80
81
```

```

1  -- this architecture needs arithmetic functions
2  library ieee;
3  use ieee.numeric_std.all;
4
5  architecture calc_bug of siso_gen is
6  -- state for ALU
7  -- two "read opcode (opc)" states, the first does not raise "ready"
8  type state is (read_opc_init, read_opc_ready1, read_opc_ready2,
9                read_left1,   read_left2,   read_right);
10 signal cur_state: state;
11 signal nxt_state: state;
12
13 -- internal registers for left and right ALU input and ALU
14 -- output, all having the same width
15 signal left_in_reg:  signed(word_length-1 downto 0);
16 signal right_in_reg: signed(word_length-1 downto 0);
17 signal result_reg:   signed(2*word_length-1 downto 0);
18 -- at most 16 different operations are supported by this ALU
19 signal opcode_reg:  std_logic_vector(3 downto 0);
20
21 -- and their next values
22 signal left_in_nxt:  signed(word_length-1 downto 0);
23 signal right_in_nxt: signed(word_length-1 downto 0);
24 signal result_nxt:   signed(2*word_length-1 downto 0);
25 signal opcode_nxt:  std_logic_vector(3 downto 0);
26
27 -- output of adder
28 signal adder_out: signed(word_length-1 downto 0);
29
30 -- output of multiplier
31 signal mult_out: signed(2*word_length-1 downto 0);
32
33 -- next value for ready
34 signal ready_nxt: std_logic;
35
36 begin
37 -- the next process is sequential and only sensitive to clk and reset
38 seq: process(clk, reset)
39 begin
40   if (reset = '1')
41   then
42     left_in_reg  <= (others => '0');
43     right_in_reg <= (others => '0');
44     opcode_reg   <= (others => '0');
45     result_reg   <= (others => '0');
46     ready        <= '0';
47     cur_state    <= read_opc_init;
48   elsif rising_edge(clk)
49   then
50     left_in_reg  <= left_in_nxt;
51     right_in_reg <= right_in_nxt;
52     opcode_reg   <= opcode_nxt;
53     result_reg   <= result_nxt;
54     ready        <= ready_nxt;
55     cur_state    <= nxt_state;
56   end if;
57 end process seq;
58
59 -- combinational next-value process
60 nxt: process(data_in, cur_state, left_in_reg, right_in_reg,

```

```

61         opcode_reg, adder_out, mult_out)
62     begin
63         case cur_state is
64             when read_opc_init =>
65                 nxt_state     <= read_left1;
66                 left_in_nxt  <= left_in_reg;
67                 right_in_nxt <= right_in_reg;
68                 opcode_nxt   <= data_in(3 downto 0);
69                 result_nxt   <= result_reg;
70                 ready_nxt    <= '0';
71             when read_left1 =>
72                 nxt_state     <= read_right;
73                 left_in_nxt  <= signed(data_in);
74                 right_in_nxt <= right_in_reg;
75                 opcode_nxt   <= opcode_reg;
76                 result_nxt   <= result_reg;
77                 ready_nxt    <= '0';
78             -- read_left2 is identical to read_left1 except for ready_nxt
79             when read_left2 =>
80                 nxt_state     <= read_right;
81                 left_in_nxt  <= signed(data_in);
82                 right_in_nxt <= right_in_reg;
83                 opcode_nxt   <= opcode_reg;
84                 result_nxt   <= result_reg;
85                 ready_nxt    <= '1';
86             when read_right =>
87                 -- multiplication needs two cycles to output result
88                 if (opcode_reg = "0010")
89                     then
90                         nxt_state     <= read_opc_ready2;
91                     else
92                         nxt_state     <= read_opc_ready1;
93                     end if;
94                 left_in_nxt  <= left_in_reg;
95                 right_in_nxt <= signed(data_in);
96                 opcode_nxt   <= opcode_reg;
97                 result_nxt   <= result_reg;
98                 ready_nxt    <= '0';
99             when read_opc_ready1 | read_opc_ready2 =>
100                -- multiplication needs two cycles to output result
101                if (cur_state = read_opc_ready2)
102                    then
103                        nxt_state     <= read_left2;
104                    else
105                        nxt_state     <= read_left1;
106                    end if;
107                left_in_nxt  <= left_in_reg;
108                right_in_nxt <= right_in_reg;
109                case opcode_reg is
110                    when "0000" => -- the null result
111                        result_nxt <= (others => '0');
112                    when "0001" => -- addition
113                        result_nxt(word_length - 1 downto 0) <= adder_out;
114                        result_nxt(2*word_length - 1 downto word_length) <= (others => '0'); --
115                    when "0010" => -- multiplication
116                        result_nxt <= mult_out(word_length - 1 downto 0) &
mult_out(2*word_length - 1 downto word_length);
117                    when others => -- non-implemented codes behave like null command
118                        result_nxt <= (others => '0');

```

```
119         end case;
120         opcode_nxt   <= data_in(3 downto 0);
121         ready_nxt    <= '1';
122     end case;
123 end process nxt;
124
125 -- adder, wrap around in case of overflow, so discard carry
126 adder_out <= left_in_reg + right_in_reg;
127
128 -- multiplier
129 mult_out <= left_in_reg * right_in_reg;
130
131     data_out <= std_logic_vector(result_reg(2*word_length - 1 downto word_length))
132         when cur_state = read_left2
133         else std_logic_vector(result_reg(word_length - 1 downto 0));
134
135 -- this block should receive data in every clock cycle
136 req <= '1';
137 end calc_bug;
138
```

```
1 architecture file_io3 of tv_c_siso_gen is
2
3 ----- Define Functions -----
4
5 function max(LEFT, RIGHT: INTEGER) return INTEGER is
6     begin
7         if LEFT > RIGHT then
8             return LEFT;
9         else
10            return RIGHT;
11        end if;
12    end;
13
14 function char2Digit(chr : character) return integer is
15     begin
16         case chr is
17             when '0' => return 0;
18             when '1' => return 1;
19             when '2' => return 2;
20             when '3' => return 3;
21             when '4' => return 4;
22             when '5' => return 5;
23             when '6' => return 6;
24             when '7' => return 7;
25             when '8' => return 8;
26             when '9' => return 9;
27             when others =>
28                 return -1;
29                 assert false
30                 report "Error in char2Digit function" severity failure;
31         end case;
32     end function;
33
34 function isDigit(chr : character) return boolean is
35     begin
36         case chr is
37             when '0' => return true;
38             when '1' => return true;
39             when '2' => return true;
40             when '3' => return true;
41             when '4' => return true;
42             when '5' => return true;
43             when '6' => return true;
44             when '7' => return true;
45             when '8' => return true;
46             when '9' => return true;
47             when others => return false;
48         end case;
49     end function;
50
51 function string2integer(str : string) return integer is
52     --variable str_len : integer := str'length;
53
54     variable convertedNum : integer := 0;
55     variable isneg : boolean;
56     variable k : integer := -1;
57
58     begin
59         isneg := false;
```

```

60     for i in str'reverse_range loop
61         if ( isDigit(str(i))) then
62             k:=k+1;
63             convertedNum := convertedNum + char2Digit(str(i))*10**k;
64         else
65             isneg := true;
66         end if;
67     end loop ;
68
69     if (isneg) then
70         convertedNum :=-1*convertedNum;
71     end if ;
72
73     return convertedNum;
74 end function;
75
76 ----- Define Signals & Constants -----
-----
77
78 --internal clock and reset signals
79 signal clk_i, rst_i : std_logic;
80 signal line_read : integer := 0;
81 signal line_processed: integer := 0;
82 -- define input and output files
83 file in_file : text open Read_mode is in_file_name;
84 file out_file : text open Write_mode is out_file_name;
85
86 -- constants watch_dog and input_mem_size and expected_result_mem_size
87 -- can be added to generic.
88 constant watch_dog          : integer := 2000; -- define the maximum
number of clock cycles
89 constant input_mem_size     : integer := 3;   -- define the maximum
number of inputs in line
90 constant expected_result_mem_size : integer := 2; -- define the maximum
number of expected result in line
91
92 constant max_input : integer := 2*(word_length -1) -1;
93 constant min_input : integer := -2*(word_length -1);
94 -- max_char is the expected maximum number of char in input text line and it is
given by the following formula:
95 -- max_char = (input_mem_size + expected_result_mem_size) * (
max(n_char_for_max_input + 1, n_char_for_min_input + 1) ) + 2
96 -- note that the +1 is due to the white space used to divide two numbers. The +2
at the of the formula is due to chars
97 -- "# " used to divide input from expected results.
98 constant max_char : integer := (input_mem_size + expected_result_mem_size) *
max(integer'image(max_input)'length +1 , integer'image(min_input)'length +1) +2;
99
100 begin
101     clk <= clk_i;
102     --reset <= rst_i;
103
104     Processclock : process
105     begin
106         clk_i <= '1';
107         wait for half_clock_period;
108         clk_i <= '0';
109         wait for half_clock_period;
110     end process ; -- clock
111

```

```

112   readfile : process(clk_i)
113
114   type input_mem_type is array (input_mem_size-1 downto 0) of integer;
115   variable input_memory : input_mem_type; -- store inputs read from input line
116
117   type expected_mem_type is array (expected_result_mem_size-1 downto 0) of
integer;
118   type fifo_expected_mem_type is array (1 downto 0) of expected_mem_type;
119
120   variable tmp_expected_memory : expected_mem_type ; -- store expected results
read form input line
121   variable fifo_expected_memory : fifo_expected_mem_type;
122
123   variable inline           : line;      -- used to store the line read from
input_file
124   variable temp_char        : character; -- used to store temp char read from
line
125   variable temp_string      : string(1 to max_char); -- used to store chars read
from line
126   variable i                : integer;  -- iteration variable for reading char in
line
127   variable j                : integer := -1; -- iteration variable for checking
result
128   variable n_inputs         : integer;  -- stores the n. of inputs
129   variable n_expected_results : integer; -- stores the n. of expected results
130   variable inputs_sent      : integer := 0; -- store the n. of inputs sent to
duv (for a single input line)
131   variable start_int        : integer;  -- used to store position of the inial
char of integer
132   variable end_int          : integer;  -- used to store position of the last
char of integer
133   variable search_int_start  : boolean;
134   variable digit_found      : boolean;
135   variable hashtag_found    : boolean;
136   variable isFirst          : boolean := true; -- check if first iteration
137   variable canRead          : boolean := true; -- check if can read
138   variable convInt           : integer;
139   variable line2write        : line; -- line to write
140   begin
141     if falling_edge(clk_i) then
142       if(not endfile(in_file) and canRead) then
143         fifo_expected_memory(1) := fifo_expected_memory(0) ;
144         line_read <= line_read +1;
145         readline(in_file, inline);
146         canRead := false;
147         i:= 0;
148         search_int_start := true;
149         digit_found := false;
150         hashtag_found := false;
151         n_expected_results := 0;
152         n_inputs := 0;
153         inputs_sent := 0;
154         for k in inline'range loop
155           i:= i+1;
156           read(inline, temp_char );
157           temp_string(i to i) := "" & temp_char;
158
159           if ( (isDigit(temp_char) or temp_char='-') and
search_int_start) then
160             search_int_start := false;

```

```

161         start_int:=i;
162     end if ;
163
164     if( (isDigit(temp_char) and search_int_start) or ((not
search_int_start) and isDigit(temp_char) ) )then
165         digit_found :=true;
166     end if ;
167
168     if(not search_int_start and not isDigit(temp_char) and
i/=start_int and digit_found) then
169         end_int := i-1;
170         search_int_start := true;
171         convInt:= string2integer(temp_string(start_int to end_int));
172
173         if (temp_char/#' and hashtag_found) then
174             n_expected_results:= n_expected_results +1;
175             tmp_expected_memory(n_expected_results-1) := convInt;
176         else
177             n_inputs := n_inputs +1;
178             input_memory(n_inputs-1) := convInt;
179         end if ;
180
181     end if;
182
183     if temp_char='#' then
184         hashtag_found := true;
185     end if;
186
187     if temp_char = ';' then
188         exit;
189     end if ;
190
191     end loop;
192     fifo_expected_memory(0) := tmp_expected_memory;
193
194     elsif(canRead) then
195         inputs_sent:=0;
196         canRead := false;
197         fifo_expected_memory(1) := fifo_expected_memory(0) ;
198     end if;
199
200     if (req='1' and (not isFirst)) then
201         data_in <= std_logic_vector(to_signed(input_memory(inputs_sent) ,
word_length));
202         inputs_sent:=inputs_sent+1;
203     end if ;
204
205     if(inputs_sent = n_inputs) then
206         canRead := true;
207     end if;
208
209     if (isFirst) then
210         isFirst := false;
211         rst_i <= '1';
212         reset <= '1';
213     else
214         reset <= '0';
215     end if ;
216
217     end if ; -- end falling_edge

```

```
218
219
220     if(rising_edge(clk_i)) then
221         if(ready='1') then
222             j:= j+1;
223
224             if (fifo_expected_memory(1)(j)= to_integer(signed(data_out)) ) then
225                 report "Result is as expected" severity note;
226                 write(line2write, to_integer(signed(data_out)));
227                 writeline(out_file, line2write);
228             else
229                 report "Error data_out. Expected:" &
integer'image(fifo_expected_memory(1)(j)) & " got " &
integer'image(to_integer(signed(data_out))) severity failure;
230                 end if ;
231
232             else
233                 j:= -1;
234             end if;
235         end if;
236     end process ; -- readfile
237
238
239
240     ProcessLine : process(ready)
241     begin
242         if falling_edge(ready) then
243             line_processed <= line_processed+1;
244         end if ;
245     end process ; -- ProcessLine
246
247
248     ProcesswatchdogTime : process(clk_i)
249     variable timer : integer := 0;
250     begin
251         -- fix me
252         if falling_edge(clk_i) then
253             if(endfile(in_file) and line_processed=line_read) then
254                 assert false
255                 report "Simulation completed successfully!" severity failure;
256             end if;
257
258             if timer=watch_dog then
259                 assert false
260                 report "Error: Watch Dog Timer!" severity failure;
261             end if;
262
263             if ready='1' then
264                 -- the watch dog timer is reset every
265                 -- time the reset signal is raised high
266                 timer := 0;
267             else
268                 timer := timer +1;
269             end if ;
270         end if ;
271     end process ; -- watchdogTime
272
273 end file_io3;
```

```
1
2 configuration conf_tb3_siso_gen_calc_8_mix of tb_siso_gen_top is
3   for top
4     for tg: tb_siso_gen use entity work.tb_siso_gen(structure)
5       generic map (word_length => 8);
6     for structure
7       for duv: siso_gen use entity work.siso_gen(calc);
8     end for;
9     for tv: tvc_siso_gen use entity work.tvc_siso_gen(file_io3)
10      generic map (word_length => 8, -- code does not compile w/o this
11                  in_file_name => "mix.in",
12                  out_file_name => "mix.out");
13    end for;
14  end for;
15 end for;
16 end for;
17 end conf_tb3_siso_gen_calc_8_mix;
18
```